CPE 208: Sequential Logic & Digital Systems Design

By PAMCET Learning Team

progress: 0 of 24 lessons0% complete

now_playing

Loading tabs...

Course Curriculum

1. Bistable Multivibrators: Latches (SR, D) vs Edge-Triggered Flip-Flops (SR, D, JK, T): Theoretical Foundations, Mathematical Modeling & System Architecture
1 hour 30 minutes
2. Bistable Multivibrators: Latches (SR, D) vs Edge-Triggered Flip-Flops (SR, D, JK, T): Worked Engineering Problems, Design Computations & Simulation Protocols
1 hour 30 minutes
3. Chapter 1 Formative Assessment: Bistable Multivibrators: Latches (SR, D) vs Edge-Triggered F
CPE 208: Sequential Logic & Digital Systems Design | PAMCET University — B.Eng | PAMCET